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Figure 1: Rendered view (front and back side) of the new
FEB for 3 packaged SPADIC 1.0 chips.
The design of the TRD subsystem foresees the use of dif-
ferent types of modules and front-end boards (FEBs). In
order to keep the hit rates per channel within controlled
limits across the detector, the modules and FEBs cover a
range of different channel densities.
This means that between 4 and 10, or even more,
SPADIC chips must be assembled on one FEB of approxi-
mately 50 cm length. For testing the type of FEB with the
lowest SPADIC density, for 2014 a prototype FEB is de-
signed that connects one SPADIC every 114 mm.
As the first prototype of such a multi-chip FEB, a new
PCB holding 3 SPADIC chips with this pitch has been
designed (Figure 1). It contains voltage regulators and
power-on sequencing logic shared by all SPADICs, and for
each SPADIC individually a TRD input connector, decou-
pling capacitors, charge injection, and an HDMI connector
for CBMnet data links. Neighboring SPADICs are con-
nected to allow exchange of trigger signals. Additionally,
a smaller version of the FEB containing only one SPADIC
has been designed (Figure 2b).
For the evaluation of integration options and a simplified
FEB assembly, most of the remaining SPADIC 1.0 chips
have been cased into ceramic quad-flat packages with 176
pins (QFP176, Figure 2a) and 23 mm×23 mm in size. This
allows saving space by placing the decoupling capacitors
on the opposite size of the PCB directly beneath the pack-
age, as shown in Figure 3.
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Figure 2: (a) SPADIC 1.0 chip assembled in QFP176 pack-
age. (b) The smaller version of the new FEB for only one
SPADIC 1.0 chip allows easier testing.
Figure 3: Layout of the top third of the new PCB, contain-
ing the voltage regulators and one of three SPADIC chips.
This new 3-SPADIC FEB has a size of 83 mm×339 mm
and requires 4 layers. Using the same layout, the SPADIC
pitch could be reduced to approximately 60 mm.
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